

EE4800-03

Embedded Systems Design

Lessons 7-10
- Exceptions -
Resets and Interrupts

- Exceptions - Resets and Interrupts

- Polling vs. Interrupts
- Exceptions: Resets and Interrupts
- 68HC12 Exceptions
 - Resets
 - Interrupts: Maskable and Non-maskable
- 68HC12 Interrupt Response
- Exception Vector
- Exception Priority
- Programming an Interrupt Service Routine

- Exceptions - Resets and Interrupts


- Polling versus interrupts
 - polling: constantly monitoring for flag to set
 - program is tied up waiting for flag
 - inefficient use of processor
 - interrupt: processor tells program when event has occurred
 - program can be executing other tasks
 - efficient use of processor
 - EX] sequentially ask question vs you ask me

- Exceptions - Resets and Interrupts


- Resets: returns 68HC12 to known, well-defined state after detected fault
 - power-on reset
 - Computer Operating Properly (COP) reset
 - Clock Monitor reset
 - External reset
- Interrupts - planned, but unscheduled high priority event
 - non-maskable: may not be turned off by user
 - maskable: turned on and off by user with “I” bit in CCR

- Exceptions - Resets and Interrupts


- “I” bit controlled with CLI and SEI command
 - CLI: Clear Interrupt Mask - turns interrupt system on
 - SEI: Set Interrupt Mask - turns interrupt system off
- Need to turn on specific interrupt locally



- Exceptions - Resets and Interrupts (cont)




68HC12 Interrupt Response



68HC12 Interrupt Response

- Interrupt Vector
 - location of ISR
 - located in upper 128 bytes of memory
 - user must tie Vector to ISR
- Interrupt Priority
 - determines order of execution when multiple interrupts occur
- Interrupt Service Routine (ISR) - user written response routine to interrupt event



68HC12 Interrupt Response

- Interrupt Priority -

	Vector Address	Interrupt Source	CCR Mask	Local Enable	HPRIO Value to Elevate	
Non-maskable	\$FFFE, \$FFFF	Reset	none	none	-	Highest Priority Lowest Priority
	\$FFFC, \$FFFD	COP Clock Monitor Fail Reset	none	CME, FCME	-	
	\$FFFA, \$FFFB	COP Fail Reset	none	cop rate selected	-	
	\$FFF8, \$FFF9	Unimplemented Instruction Trap	none	none	-	
	\$FFF6, \$FFF7	SWI	none	none	-	
	\$FFF4, \$FFF5	XIRQ	x bit	none	-	
Maskable	\$FFF2, \$FFF3	IRQ or Key Wake Up D	1 bit	IRQEN, KWIED[7:0]	\$F2	
	\$FFF0, \$FFF1	Real Time Interrupt	1 bit	RTIE	\$F0	
	\$FFEE, \$FFEF	Timer Channel 0	1 bit	TC0	\$EE	
	\$FFEC, \$FFED	Timer Channel 1	1 bit	TC1	\$EC	
	\$FFEA, \$FFEB	Timer Channel 2	1 bit	TC2	\$EA	
	\$FFE8, \$FFE9	Timer Channel 3	1 bit	TC3	\$E8	
	\$FFE6, \$FFE7	Timer Channel 4	1 bit	TC4	\$E6	
	\$FFE4, \$FFE5	Timer Channel 5	1 bit	TC5	\$E4	
	\$FFE2, \$FFE3	Timer Channel 6	1 bit	TC6	\$E2	
	\$FFE0, \$FFE1	Timer Channel 7	1 bit	TC7	\$E0	
	\$FFDE, \$FFDF	Timer Overflow	1 bit	TOI	\$DE	
	\$FFDC, \$FFDD	Pulse Accumulator Overflow	1 bit	PAOVI	\$DC	
	\$FFDA, \$FFDB	Pulse Accumulator Input Edge	1 bit	PAII	\$DA	
	\$FFD8, \$FFD9	SPI Serial Transfer Complete	1 bit	SPIOE	\$D8	
	\$FFD6, \$FFD7	SCI 0	1 bit	TIE0, TCIE0, RIE0, ILIE0	\$D6	
	\$FFD4, \$FFD5	SCI 1	1 bit	TIE1, TCIE1, RIE1, ILIE1	\$D4	
	\$FFD2, \$FFD3	ATD	1 bit	ADIE	\$D2	
	\$FFD0, \$FFD1	Key Wakeup J (stop wakeup)	1 bit	KWIEJ[7:0]	\$D0	
	\$FFCE, \$FFCF	Key Wakeup H (stop wakeup)	1 bit	KWIEH[7:0]	\$CE	
	\$FF80-\$FFCD	Reserved	1 bit		\$B0-\$CC	

"Copyright of Motorola, Used by Permission"

Revised: Dec 15, 2003

Programming an Interrupt Service Routine

- Determine how interrupt is enabled
 - global: CLI
 - local enable bit
- Initialize Vector Table
 - directive approach
 - EVB SetUserVector
- Initialize Stack
- Enable interrupt
- Write the specific ISR

Programming an Interrupt Service Routine - an example

Initialize the microprocessor for the interrupt.

- Initialize the stack - this is done through compiler settings
- Initialize any other necessary systems on the HC12.
- Initialize the interrupt vector table. You will need to use a special header file and code.
 - Header file is on your computer and is called **abbie.h** (change name).
- Code to set up your function to be an interrupt service routine will be similar to the following:

This part declares your function as an interrupt service routine.

```
#pragma interrupt_handler toggle_isr
```

Programming an Interrupt Service Routine - an example

- This part fills the appropriate vector with the address of your interrupt service routine.

```
#pragma abs_address: 0x0B2A  
void (*Timer_Channel_2_interrupt_vector[])()={toggle_isr};  
#pragma end_abs_address
```

- Make sure the interrupt you will be using is cleared to start.
- Initialize local interrupts.
- Initialize the interrupt system using the CLI command (With this header file use CLI();). Do this step last so that you aren't inadvertently setting off interrupts before you finish initializing the system.
- Write the interrupt service routine to handle the interrupt.

Programming an ISR - an example

Table 1. RAM Interrupt Vectors

Interrupt Name	RAM Vector Location
BDLC (Key Wakeup J)	\$0B10, \$0B11
ATD	\$0B12, \$0B13
SCI	\$0B16, \$0B17
SPI	\$0B18, \$0B19
Pulse Accumulator Input Edge	\$0B1A, \$0B1B
Pulse Accumulator Overflow	\$0B1C, \$0B1D
Timer Overflow	\$0B1E, \$0B1F
Timer Channel 7	\$0B20, \$0B21
Timer Channel 6	\$0B22, \$0B23
Timer Channel 5	\$0B24, \$0B25
Timer Channel 4	\$0B26, \$0B27
Timer Channel 3	\$0B28, \$0B29
Timer Channel 2	\$0B2A, \$0B2B
Timer Channel 1	\$0B2C, \$0B2D
Timer Channel 0	\$0B2E, \$0B2F
Real Time Interrupt	\$0B30, \$0B31
IRQ	\$0B32, \$0B33
XIRQ	\$0B34, \$0B35
SWI	\$0B36, \$0B37
Unimplemented Instruction Trap	\$0B38, \$0B39
COP Failure	\$0B3A, \$0B3B
COP Clock Monitor Fail Reset	\$0B3C, \$0B3D
Reset	\$0BEF, \$0BFF

Revised: Dec 15, 2003

Programming an Interrupt Service Routine - an example

- Example] In this task you will need to simultaneously generate two square waves with different frequencies. For one wave use the month and day of your birthday and for the second use the month and day of your Lab TA's birthday. Verify that the waves are being generated simultaneously and that they have different frequencies with the oscilloscope.

Programming an Interrupt Service Routine - an example

```
#include <abbie.h>
void toggle1_isr(void);           //function prototype
void toggle2_isr(void);
#pragma interrupt_handler toggle1_isr //define as interrupt
#pragma interrupt_handler toggle2_isr

#pragma abs_address: 0x0B28
void (*Timer_Channel_3_interrupt_vector[]) ()={toggle2_isr};
void (*Timer_Channel_2_interrupt_vector[]) ()={toggle1_isr};
#pragma end_abs_address
```

Programming an Interrupt Service Routine - an example

```
void initialize(void);           // Define function initialize

void main(void) {
    initialize();               // Initialize the timer system
    TMSK1 = 0x0C;
    TFLG1 = 0xFF;
    CLI();                      // Initialize interrupts

    while(1)                   // Continuous loop
    {                           // Wait for interrupts
        ;
    }
}
```


Programming an Interrupt Service Routine - an example

```
/* Function: initialize: enables the timer and sets up the M-  
Clk */  
  
void initialize(){  
    CLKCTL = 0x02;    // Set M-clock to divide by 4 (2 MHz)  
                    // CPU master clock divider ($0047)  
    TMSK2 = 0x00;    // Disable TOI, Prescale = 0;  
    TIOS = 0x0C;     // Make OS2 output compare  
    TSCR = 0x80;     // Enable the timer  
    TCTL2 =0x50;  
}
```

Programming an Interrupt Service Routine - an example


```
void toggle1_isr(void) {  
    TFLG1 = 0x04;  
    TC2 += 9091;  
}
```

```
void toggle2_isr(void)  
{  
    TFLG1 = 0x08;  
    TC3 += 4854;  
}
```

Real Time Interrupts

- Reminds processor to perform required actions on a regular basis.
- Two key registers:
 - RTI Control Register (RTICTL): used to enable RTI and set interrupt rate
 - RTIE: (1) to enable
 - RTR[2:0] to set interrupt rate
 - RTI Flag Register (RTIFLG): bit 7 RTIF
 - Reset by writing “1” to RTIF

Real Time Interrupts



Register: Real-Time Interrupt Control Register (RTICTL) Address: \$0014


7	6	5	4	3	2	1	0
RTIE	RSWAI	RSBCK	0	RTBYP	RTR2	RTR1	RTR0
Reset: 0	0	0	0	0	0	0	0

Register: Real-Time Interrupt Flag Register Address: \$0015

7	6	5	4	3	2	1	0
RTIF	0	0	0	0	0	0	0
Reset: 0	0	0	0	0	0	0	0

RTR[2:0]	Divide E by:	E = 4.0 MHz Timeout	E = 8.0 MHz Timeout
000	off	off	off
001	2^{13}	2.048 ms	1.024 ms
010	2^{14}	4.096 ms	2.048 ms
011	2^{15}	8.192 ms	4.096 ms
100	2^{16}	16.384 ms	8.196 ms
101	2^{17}	32.768 ms	16.384 ms
110	2^{18}	65.536 ms	32.768 ms
111	2^{19}	131.072 ms	65.536 ms

Real Time Interrupts



Real Time Interrupts

```
/*-----*/
/*MAIN PROGRAM: This program keeps track of clock time using the Real Time */
/*Interrupt. The RTI generates an interrupt every 8.192 ms. The RTI_isr */
/*keeps track of elapsed time. */
/*-----*/

/*include files*/
#include<912b32.h>

/*function prototypes*/
void RTI_isr(void); /*Real Time Interrupt - ISR*/

/* interrupt pragma */
#pragma interrupt_handler RTI_isr

/*initialize vector table*/
#pragma abs_address: 0xF7F0
void (*RTI_interrupt_vector[])()={RTI_isr};
#pragma end_abs_address
```

Real Time Interrupts

```
/*global variables*/
unsigned int ms_ctr, sec_ctr, mins_ctr, hrs_ctr, days_ctr;

void main(void){
ms_ctr    = 0;           /*initialize timer variables*/
sec_ctr   = 0;
mins_ctr  = 0;
hrs_ctr   = 0;
days_ctr = 0;

RTICTL = 0x84;          /*Enable RTI int, 8.196ms RTI*/
CLI();                  /*Initialize interrupts*/

while(1)
{
;                       /*wait for interrupt*/
}
}

/*-----*/
/*Function: RTI_isr: RTI interrupt occurs every 8.196 ms */
/*-----*/
```

Revised: Dec 15, 2003

Real Time Interrupts

```
/*-----*/
/*Function: RTI_isr: RTI interrupt occurs every 8.196 ms          */
/*-----*/

void RTI_isr(void){
RTIFLG = 0x80;           /*reset RTI Interrupt Flag*/

/*update milliseconds*/
ms_ctr = ms_ctr+1;     /*increment ms counter */

/*update seconds*/
if(ms_ctr == 122)     /*counter equates to 1000 ms at 122*/
{
ms_ctr = 0;           /*reset millisecond counter*/
sec_ctr = sec_ctr +1; /*increment seconds counter*/
}
}
```


Real Time Interrupts

```
/*update minutes*/
if(sec_ctr == 60)
{
    sec_ctr = 0;                /*reset seconds counter*/
    mins_ctr = mins_ctr + 1;    /*increment minutes counter*/
}
```

```
/*update hours*/
if(mins_ctr == 60)
{
    mins_ctr = 0;              /*reset minutes counter*/
    hrs_ctr = hrs_ctr + 1;     /*increment hours counter*/
}
```

```
/*update days*/
if(hrs_ctr == 24)
{
    hrs_ctr = 0;                /*reset hours counter*/
    days_ctr = days_ctr + 1;    /*increment days counter*/
}
```

```
}
```

```
/*----- Revised: Dec 15, 2003 -----*/
```

Multiple Interrupts

- Allows multiple events to occur “simultaneously”
- Interrupt Priority
 - HC12 shuts off interrupt system during ISR
 - May want to manually re-enable to allow system to respond to higher priority events
- Must carefully study interaction of interrupts
- Very difficult to troubleshoot malfunctioning system